Design and Implementation of Chaos Based True Random Number Generator on FPGA
dc.authorid | Pehlivan, Ihsan/0000-0001-6107-655X | |
dc.authorid | Ozcerit, Ahmet Turan/0000-0002-5639-2424 | |
dc.authorwosid | pehlivan, ihsan/AAB-1555-2021 | |
dc.authorwosid | Ozcerit, Ahmet Turan/H-4440-2016 | |
dc.contributor.author | Koyuncu, Ismail | |
dc.contributor.author | Ozcerit, Ahmet Turan | |
dc.contributor.author | Pehlivan, Ihsan | |
dc.contributor.author | Avaroglu, Erdinc | |
dc.date.accessioned | 2024-08-04T20:57:36Z | |
dc.date.available | 2024-08-04T20:57:36Z | |
dc.date.issued | 2014 | |
dc.department | İnönü Üniversitesi | en_US |
dc.description | 22nd IEEE Signal Processing and Communications Applications Conference (SIU) -- APR 23-25, 2014 -- Karadeniz Teknik Univ, Trabzon, TURKEY | en_US |
dc.description.abstract | Currently, chaotic signal generators is of importance in cryptographic applications and chaotic communication systems. One of the significant field of the chaotic signal oscillators are random number generators. In this paper, an FPGA-based new true random number generator system using discrete-time chaotic signal generator is presented. The system designed incorporates the Sprott 94 G chaotic system based on an FPGA deployed with IEEE 754 standard. In order to produce random bits a quantification process has been performed on the results produced by the chaotic oscillator unit. Furthermore, the XOR method has been determined as restoring function to obtain a true random bit generator. The maximum operating frequency of FPGA-based true random number generator has been able to reach up to 399,383 MHz. The 20,000-bit sequence has been generated by the designed system and they have been saved to the test result file. They have been tested using NIST test suite and FIPS-140-1 standards and successful results have been obtained. It is concluded that the FPGA-based system is able to be used in cryptologic applications. | en_US |
dc.description.sponsorship | IEEE,Karadeniz Tech Univ, Dept Comp Engn & Elect & Elect Engn | en_US |
dc.identifier.endpage | 239 | en_US |
dc.identifier.isbn | 978-1-4799-4874-1 | |
dc.identifier.issn | 2165-0608 | |
dc.identifier.startpage | 236 | en_US |
dc.identifier.uri | https://hdl.handle.net/11616/102768 | |
dc.identifier.wos | WOS:000356351400039 | en_US |
dc.identifier.wosquality | N/A | en_US |
dc.indekslendigikaynak | Web of Science | en_US |
dc.language.iso | tr | en_US |
dc.publisher | Ieee | en_US |
dc.relation.ispartof | 2014 22nd Signal Processing and Communications Applications Conference (Siu) | en_US |
dc.relation.publicationcategory | Konferans Öğesi - Uluslararası - Kurum Öğretim Elemanı | en_US |
dc.rights | info:eu-repo/semantics/closedAccess | en_US |
dc.subject | Chaos | en_US |
dc.subject | FPGA | en_US |
dc.subject | true random number generator | en_US |
dc.subject | NIST test suite | en_US |
dc.title | Design and Implementation of Chaos Based True Random Number Generator on FPGA | en_US |
dc.type | Conference Object | en_US |